

[illegible]

The timing diagram illustrates the relationship between the 16C45A microcontroller signals and the clock phases T1, T2, and T3. The signals shown are WL, B/B-, D, SAS, S1+/S1-, and S2+/S2-. The voltage levels for the signals are indicated as follows: WL is ~100mV, B/B- is ~200mV, D is ~300mV, SAS is ~300mV, S1+/S1- is ~300mV, and S2+/S2- is ~900mV. The diagram shows that WL, B/B-, and D are active-low signals, while SAS, S1+/S1-, and S2+/S2- are active-high signals. The clock phases T1, T2, and T3 are marked by vertical dashed lines.

FIG. 3




FIG. 4




FIG. 6




FIG. 5




FIG. 7




FIG. 8




FIG. 9





FIG. 10








FIG. 11






FIG. 14




FIG. 15




FIG. 16




FIG. 17